

One Week Faculty Development Program on “VLSI Design: bridging theory and practice”
in OFFLINE MODE from June 09 - 13, 2025

SCHEDULE

| The title of the one week FDP : “VLSI Design: Bridging Theory and Practice ” Mention the mode of The FDP: Offline | | | | | | | |
|----------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Date/ Time | 9:30-11:00 | 11:00- 11:30 | 11:30-1:00 | | 14:00 - 15:30 | 15:30 – 16:00 | 16:00 – 17:30 |
| Day 1 | Registration/Inauguration Expert Lecture by Dr. Manoj Saxena Professor, Department of Electronics Deen Dayal Upadhyaya College, University of Delhi, Dwarka Sector-3, New Delhi-110078, India | HIGH TEA | Expert Lecture by Dr. Balwinder Singh, Joint Director & Head, Academic and Consultancy Services Division, Centre for Development of Advanced Computing (C- DAC),Ministry of Electronics and IT , A-34 Phase VIII, Industrial Area, Mohali(PB) | Lunch Break (13:00-14:00) | Introduction to VLSI design flow Basics of Digital Logic Design and Introduction to HDL tools By Dr. Balwinder Singh | HIGH TEA | Introduction to HDL & different levels of abstraction, operator By. Ms. Soniya |
| Day 2 | Expert Lecture by Prof. Rajendra Singh, Professor at the Department of Physics, IIT Delhi; Principal Investigator of the Advanced Semiconductor Materials and Devices Group; Joint Faculty at the Department of Electrical Engineering, IIT Delhi | | Expert Lecture by Dr. Balwinder Singh, Joint Directro& Head, Academic and Consultancy Services Division, Centre for Development of Advanced Computing (C- DAC),Ministry of Electronics and IT , A-34 Phase VIII,Industrial Area ,Mohali(PB) | | Practical session On Combinational logic design fundamentals (HA, FA, MUX, DMUX) By Dr. Balwinder Singh and Ms. Soniya | HIGH TEA | Session on “Insights of IEEE” by Prof. Shruti Jain, Joint Secretary, IEEE Delhi Section, Member MDC, Delhi Section Session on “NEP implementation in Higher Education Institutes” by NEP coordinator Prof. Rakesh Kumar Bajaj, HoD, Mathematics Department. |

| | | | | | |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------|-----------------|------------------------------------------------------------------------------------------------------------------------------------------|
| Day 3 | <p>Introduction to Sequential Circuit Design</p> <p>By Dr. Pardeep Garg, JUIT</p> | <p>Sequential Circuit Design Exercise (Latch, Flip-Flops, Register, Counters)</p> <p>By Dr. Shruti Jain, JUIT</p> | <p>Practical Session on Sequential Circuit Design Exercise</p> <p>By Dr. Pardeep Garg, JUIT</p> | HIGH TEA | <p>Practical Session on Sequential Circuit Design Exercise</p> <p>Minor project allotment in groups</p> <p>By Dr. Vikas Baghel, JUIT</p> |
| Day 4 | <p>Introduction to FPGA Architecture and Development Flow</p> <p>By Dr. Shruti Jain, JUIT</p> | <p>FPGA Implementation, Debugging,</p> <p>Mr. Prathamesh</p> <p>Centre for Development of Advanced Computing (C-DAC), Ministry of Electronics and IT, A-34 Phase VIII, Industrial Area, Mohali (PB)</p> | <p>FPGA Implementation, Debugging,</p> <p>Mr. Prathamesh</p> | HIGH TEA | <p>Conduct of Minor Projects</p> <p>Dr. Nishant Jain and Dr. Vikas Baghel</p> |
| Day 5 | <p>Expert Lecture by</p> <p>Prof. Sudeb Dasgupta,</p> <p>Professor, in Microelectronics and VLSI Group in the Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee.</p> | <p>Expert Lecture by</p> <p>Prof. H.S. Jatana</p> <p>Working in CMOS process development & Integration, and VLSI Design at DSM. Expertise - Space/Mil grade Product development, now at PGIMER & Adjunct Faculty at Reputed Institutions</p> | <p>Evaluation / Discussion/ Test</p> <p>Dr. Nishant Jain and Dr. Vikas Baghel</p> | HIGH TEA | <p>Valedictory</p> |