

Two Days VLSI (Cadence Design Tools) Workshop on June 05-06, 2023

Electronics and Communication Engineering Department

Jaypee University of Information Technology, Wagnaghat, Himachal Pradesh

Electronics and Communication Engineering Department, JUIT, organized a “Two Days VLSI (Cadence Virtuoso) Workshop on June 05-06, 2023” in Physical (Hands On Practice) as well as Online Mode (<https://meet.google.com/qss-qjwq-pni>) . The two day training program was a part of the the license which ECE department, JUIT bought the license from Entuple Technologies Pvt. Ltd. in February, 2023. In consists of 10 licenses. In line with the Government of India VLSI initiative, JUIT has gone ahead in providing the Faculty and students with state art VLSI tools (Cadence Design Tools: Analog, Digital).

The Onsite training workshop was conducted and training was provided on ‘**Cadence Design Flow: Analog and Digital Circuit Design**’ in Mitsubishi Factory Automation Lab (ECL6), Vivekanand Bhawan (Academic Block), JUIT Wagnaghat. The training was conducted by Mr. Anish Kumar from 5th June to 6th June 2023 and was focused on **Analog Design** using **Cadence Custom IC Design Tools** following with Schematic capture, Analog Simulations, Layout Extraction, Physical verification and Post Layout Simulation and **Digital Design** using **Cadence ASIC Design Tools** following with RTL Design, functional simulations, synthesis, and Physical design. The training went well and participants shall practice the tools later and if any problem is faced then we can always contact the expert person of Entuple Technologies Pvt. Ltd. for further help.

Resource Person: Mr. Anish.K.Sharma,


Sr. FAE, Entuple Technologies Pvt. Ltd.

Venue: Mitsubishi Factory Automation Lab (ECL6)

Vivekanand Bhawan (Academic Block), JUIT Wagnaghat

Online Link: <https://meet.google.com/qss-qjwq-pni>

Co-ordinated by: Dr. Harsh Sohal, Associate Professor, ECE Department, JUIT

 **Electronics and Communication Engineering Department**
Jaypee University of Information Technology

organises
Two day VLSI workshop on Cadence Virtuoso EDA tools

Day1: Entire Full Custom IC Design flow using CMOS Inverter

Day2: Entire Semi Custom IC Design will be demonstrated using Counter as an example



Speaker
Mr. Anish Kumar Sharma
Sr. Field Application Engineer,
Entuple Technologies Pvt. Ltd. Bangalore


Venue:
Mitsubishi FactoryAutomation Lab (ECL6), ECE Department JUIT

Date: 5th -6th June, 2023
Time: 10:00 - 17:00 IST
Medium: In Person;
GoogleMeet
<https://meet.google.com/qss-qjwq-pni>



Department of Electronics and Communication Engineering, JUIT





The Workshop Schedule:

Day-1: Session-1: (10 am - 1 pm)

- ☐ Introduction to Full Custom IC Design Flow
- ☐ Cadence Solutions for Custom IC Design
- ☐ Schematic Capture using Virtuoso Schematic Editor
- ☐ Symbol Creation
- ☐ Testbench Creation using Virtuoso Schematic Editor

Department of Electronics and Communication Engineering, JUIT

☒ Functional Simulation using Spectre

Session-2: (2 pm - 5 pm)

☒ Layout Design using Virtuoso Layout Editor

☒ Physical Verification which includes DRC & LVS

☒ Parasitic Extraction using Quantus

☒ Post Layout Simulation

☒ Generation of GDSII

Note: By considering, CMOS INVERTER as an example will demonstrate the entire Full Custom IC Design Flow

Day-2: Session-3: (10 am - 01 pm)

Introduction to Semi-Custom IC Design Flow

Cadence Solutions for Semi-Custom IC Design

Functional Verification using Incisive

RTL Synthesis using Genus Synthesis Solution

Session-4: (2 pm - 5 pm)

Physical Implementation using Innovus that includes

Floor Planning; Power Planning; Placement; CTS; Routing

Timing Analysis

Power Analysis

Parasitic Extraction

Generation of GDSII

Note: By considering COUNTER as an example will demonstrate the entire

Semi-Custom IC Design Flow

List of Attendees:

Two Days VLSI (Cadence Tools) Workshop on June 05-06, 2023		
Electronics and Communication Engineering Department		
Jaypee University of Information Technology		
S.	Name	e mail id

Department of Electronics and Communication Engineering, JUIT

No.		
1	Prof. Dr. Rajiv Kumar	rajiv.kumar@juitsolan.in
2	Prof. Dr. Shruti Jain	shruti.jain@juitsolan.in
3	Prof. Dr. Vivek Kumar Sehgal	vivek.sehgal@juitsolan.in
4	Dr. Naveen Jaglan	naveen.jaglan@juitsolan.in
5	Dr. Vikas Baghel	vikas.baghel@juitsolan.in
6	Dr. Pardeep Garg	pardeep.garg@juitsolan.in
7	Dr. Shweta Pandit	shweta.pandit@juitsolan.in
8	Dr. Alok Kumar	alok.kumar@juitsolan.in
9	Dr. Harsh Sohal	harsh.sohal@juitsolan.in
10	Shubham (M. Tech Student)	225042001@juitsolan.in
11	Amit Roy (M. Tech Student)	225042002@juitsolan.in
12	Himani Bhardwaj (PhD Student)	206003@juitsolan.in
13	Ms. Jyotsna Bajaj	jyotsna.verma@juitsolan.in
14	Pramod Kumar	pramod.kumar@juitsolan.in
15	Kamlesh Kumar Srivastava	kamlesh.srivastava@juitsolan.in
16	Ekal Sharma (B. Tech. Student)	201016@juitsolan.in
17	Manav Modi (B. Tech. Student)	201009@juitsolan.in

Prepared by:

Dr. Harsh Sohal

Associate Professor, ECE Department,

Jaypee University of Information Technology,

Waknaghat, Himachal Pradesh