VLSI TECHNOLOGY AND APPLICATIONS
(Core Subject)

<table>
<thead>
<tr>
<th>Course Code:</th>
<th>10B11EC612</th>
<th>Semester:</th>
<th>6th Semester, B. Tech (ECE)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Credits:</td>
<td>4</td>
<td>Contact Hours:</td>
<td>L-3, T-1, P-0</td>
</tr>
</tbody>
</table>

**Course Objectives**
The objectives are to study

1. To bring both Circuits and System views on design together.
2. It offers a profound understanding of the design of complex digital VLSI circuits, computer aided simulation and synthesis tool for hardware design.

**Course Outcomes**
After studying this course the students would gain enough knowledge

1. Understand the static and dynamic behavior of MOSFETs (Metal Oxide Semiconductor Field Effect Transistors) and the secondary effects of the MOS transistor model.
2. To be aware about the trends in semiconductor technology, and how it impacts scaling and its effect on device density, speed and power consumption.
3. To understand MOS transistor as a switch and its capacitance.
4. Student will be able to design digital systems using MOS circuits (Static and Switching characteristics of inverters)
5. Able to learn Layout, Stick diagrams, Fabrication steps.
6. Understand the concept behind ASIC (Application Specific Integrated Circuits) design and the different implementation approaches used in industry.

**Course Contents**

<table>
<thead>
<tr>
<th>Unit</th>
<th>Topics</th>
<th>References (chapter number, page no. etc)</th>
<th>Lectures</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>Introduction to VLSI technology, VLSI design flow, Digital Design Cycle, Physical Design Cycle.</td>
<td>Kang : Chapter 1</td>
<td>3</td>
</tr>
<tr>
<td>2.</td>
<td>MOS fundamentals, Device Structure and Physical Operation, Current-Voltage Characteristics, channel length modulation, body effect, biasing of MOSFETs, capacitances in MOS, VLSI circuit and system representation.</td>
<td>Kang : Chapter 3, Pucknell : Chapter 2</td>
<td>12</td>
</tr>
<tr>
<td>3.</td>
<td>Logic gate characteristics, Design of MOS inverter with different loads, Determination of pull up and pull down ratio for an nMOS inverter driven by another n MOS inverter, Design of W/L, power dissipation, propagation delay, and noise margin analysis.</td>
<td>Kang : Chapter 5</td>
<td>12</td>
</tr>
</tbody>
</table>
|   | CMOS inverter, static and dynamic characteristics of CMOS inverter, DC Characteristics: NAND and NOR Gates, NAND and NOR transient response, System design using HDL. | Kang : Chapter 7  
Uymera : Chapter 10 | 11 |
|---|---|---|---|
|   | Stick diagram, Layout, Fabrication. | Pucknell : Chapter 3  
Kang : Chapter 2 (Fabrication) | 6 |
|   | **Total Number of Lectures** | 44 |

**Evaluation Scheme**

1. Test 1 : 15 marks
2. Test 2 : 25 marks
3. Test 3 : 35 marks
4. **Internal Assessment** : 25 marks
   - 10 Marks : Class performance, Tutorials & Assignments
   - 10 Marks : Quizzes
   - 5 marks : Attendance

**Text Books**


**Reference Books**